Forum
User Forum

Free Content
Bibliography
Constants
Economics Articles
Glossary of Terms
History of the IC
Misc. Technology
Technology Trends
Useful Links

Strategic Partners
IC Insights
Lattice Press
Semiconductor Insights
Sigenics
Threshold Systems

Featured Products
2008 IC Cost Model
2008 IC Economics
2007 IC Packaging
2008 IC Technology
MEMS Cost Model
Cleanroom Guide
300mm Watch
Solar Watch
Visual Equipment Guide

Contact Us
IC Knowledge
PO Box 20
Georgetown,
MA 01833
info@icknowledge.com
Tx: (978) 352-7610
Fx: (978) 352-3870

Navigation Bar: HomeEconomics ArticlesFoundry Downturn

How has the current downturn effected foundry costs?

Introduction
The current semiconductor industry downturn has significantly reduced utilization rates at wafer foundries. Wafer News Confidential has projected approximately 40% utilization for UMC and 50% for TSMC as lows expected in the second and third quarters. Others have reported lower projections and some foundries may bottom out at 35% or less. Since Wafer Fabs are high fixed cost facilities and wafer cost increases dramatically as utilization declines, the low utilization rates will hit profits hard. By using the IC Knowledge 2001 IC Cost Model we can look at exactly how hard profits may be hit.

Average selling prices and margins
According to the Fabless Semiconductor Association as quoted in Silicon Strategies on May 15th, 2001, the average selling price for a 200mm - 250nm minimum linewidth wafer is $2,569/wafer. By assuming the average wafer is a CMOS logic wafer with 6 layer aluminum, we can model wafer cost versus utilization. Furthermore, for this example we have selected Taiwan as the home country to the Fab we are modeling. Taiwan allows 3 year depreciation schedules and so most 250nm Fab equipment is fully depreciated lowering costs. For a 95% utilization rate such as might have been seen a year ago, we calculate a 50% gross margin, at 50% utilization the margin drops to 24%, and at 35% utilization a negative margin is calculated. Please note that net income is gross margin minus below the line costs so that even a 24% gross margin may result in negative net income.

Update
No sooner had we posted this article than the FSA announced new figures for average wafer prices in Silicon Strategy 8/21/2001. The new figures for 200mm - 250nm wafer cost is $1,958 for IDMs and $1,857 for Fabless companies. Based on these new numbers we calculate that a 95% utilized Fab would have margins of 33%, at 50% utilization margins would be -3% and at 35% utilization margins would be -35%. Even assuming that 250nm equipment is now fully depreciated (which may be true in Taiwan), then at 50% utilization, margins would be 32% and at 35% utilization margins would be 15%. 

Related articles
Copyright © 2000 - 2004 IC Knowledge - all rights reserved.